Notification about the transfer of the semiconductor business

The semiconductor business of Panasonic Corporation was transferred on September 1, 2020 to Nuvoton Technology Corporation (hereinafter referred to as "Nuvoton"). Accordingly, Panasonic Semiconductor Solutions Co., Ltd. became under the umbrella of the Nuvoton Group, with the new name of Nuvoton Technology Corporation Japan (hereinafter referred to as "NTCJ").

In accordance with this transfer, semiconductor products will be handled as NTCJ-made products after September 1, 2020. However, such products will be continuously sold through Panasonic Corporation.

Publisher of this Document is NTCJ.
If you would find description “Panasonic” or “Panasonic semiconductor solutions”, please replace it with NTCJ.
※ Except below description page
“Request for your special attention and precautions in using the technical information and semiconductors described in this book”

Nuvoton Technology Corporation Japan
Panasonic
Driver LSI for Stepping Motor
AN44180A Application Note
Contents

1. Description/Features/Package ............ P3
2. Functional Block Diagram .......... P4
3. Recommended Application Circuit ... P5
4. Input Interface ......................... P6
   4-1. Control Mode Chart
   4-2. Timing Chart No.1
   4-3. Timing Chart No.2
   4-4. Timing Chart No.3 (VREF Control)
   4-5. Input/Output Block Circuits
5. Off Timer Function ..................... P12
6. Internal Voltage Source ............... P13
   6-1. VREG Output Capacitance
   6-2. Charge Pump Voltage
7. Torque Control ......................... P14
   7-1. Current Calculation Formula
   7-2. Min-Duty
8. PWM Drive (Current Waveform
    Improved by Mix Decay Function )
    ........................................ P16
9. Protection Circuit ...................... P17
   9-1. Under-voltage Lockout (UVLO)
   9-2. Thermal Protection
   9-3. Over-current Protection
   9-4. Protection for Interface Pins
   9-5. Abnormal Detection Output Pin
       (NFAULT)
10. Thermal Evaluation Method .......... P19
11. Precaution for Power-up and Power
    Supply Change ......................... P20
12. Precaution on Board Pattern Design
    ......................... P21
   12-1. About Recommended Pattern No.1
   12-2. About Recommended Pattern No.2
13. Power Consumption during PWM
    Operating ........................... P23
1. Description / Features / Package

**Description**
AN44180A is a 2-channel H-bridge driver LSI and can control Bipolar stepping motor. It is possible to drive by 2-phase, half step, 1-2 phase, W1-2 phase excitation systems.

**Features**
- Absolute maximum voltage / current : 37V / 1.5A
- Operating power voltage : 8 to 34V
- Built-in protection functions:
  - Under-voltage lockout, over-current protection, thermal protection
- Support parallel drive method:
  - 2 phase, half step, 1-2 phase, W1-2 phase excitation enabled
- Support current decrement method by Mix Decay
- PWM can be driven by internal oscillator
  - (3-value can be selected during PWM OFF period.):
    - The selection of PWM OFF interval enables the best PWM drive.
- Built-in EMI reduction circuit
- Lower power consumption by internal standby function

**Applications**
- Printer, Copier, Facsimile, FA, Security camera, Robots, Medical equipment, ATM, Home appliances, etc.

**Package**
- 32pin Plastic Shrink Small Outline Package (SSOP Type)

Fig: 32 Pin Small Outline Package
SSOP032-P-0300D
2. Functional Block Diagram

Note) This application circuit is an example. The operation of mass production set is not guaranteed. To explain the function, block diagram is simplified and omitted.

- STBY pin cannot be set to “H” when it is connected to VREG with resistor. Therefore, set an external signal, if you want to set STBY pin to “H”.

* Connect GND to TEST terminal.

* When ENABLE, RESET, DIR, ST1-3 and TEST are used with “H” or “L”, connect to “H” (connected to VREG or external signal) or “L” (connected to GND), respectively.

* DECAY1, DECAY2 and PWMSW are not interface input pins. If you want to set to “H” or “L”, connect to VREG or GND respectively.

* PWMSW can be set to “M” by setting PWMSW to Open. However, it might occur the error of operation due to the noise. In this case, connect the capacitor of 0.01μF or more between PWMSW and GND.

* It is recommended that N.C. terminal be connected to GND.

*1 : Only when FAULT pin is used, connect it to VREG with resistor. Recommended that it should be left open when not used.

---

Interface input or output pin

Note: :Interface input or output pin
3. Recommended Application Circuit

![Diagram of AN44180A circuit](image-url)
4-1. Control Mode Chart

## STBY( Control / Voltage up circuit )

<table>
<thead>
<tr>
<th>STBY</th>
<th>ENABLEA</th>
<th>ENABLEB</th>
<th>Control / Voltage up circuit</th>
<th>Ach-Output transistor</th>
<th>Bch-Output transistor</th>
</tr>
</thead>
<tbody>
<tr>
<td>&quot;L&quot;</td>
<td>-</td>
<td>-</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>&quot;H&quot;</td>
<td>&quot;L&quot;</td>
<td>&quot;H&quot;</td>
<td>ON</td>
<td>OFF</td>
<td>ON</td>
</tr>
<tr>
<td>&quot;H&quot;</td>
<td>&quot;H&quot;</td>
<td>&quot;L&quot;</td>
<td>ON</td>
<td>ON</td>
<td>OFF</td>
</tr>
</tbody>
</table>

Note) Input external signals to STBY pin in order to set STBY signal to High-level. Because, STBY pin cannot be set to High-level when it is connected to VREG.

Note) Low : 0V to 0.8V, High : 2.1V to 5.5V

## Output Polarity for PHA/PHB

<table>
<thead>
<tr>
<th>PHA/PHB</th>
<th>AOUT1/BOUT1</th>
<th>AOUT2/BOUT2</th>
</tr>
</thead>
<tbody>
<tr>
<td>&quot;H&quot;</td>
<td>&quot;H&quot;</td>
<td>&quot;L&quot;</td>
</tr>
<tr>
<td>&quot;L&quot;</td>
<td>&quot;L&quot;</td>
<td>&quot;H&quot;</td>
</tr>
</tbody>
</table>

Note) "L" : 0V to 0.8V, "H" : 2.1V to 5.5V

## Output Current for IN* Signal

<table>
<thead>
<tr>
<th>IN0/IN2</th>
<th>IN1/IN3</th>
<th>Output current</th>
</tr>
</thead>
<tbody>
<tr>
<td>&quot;L&quot;</td>
<td>&quot;L&quot;</td>
<td>(VREF / 10) × (1 / Rs) × 100% = I_OUT</td>
</tr>
<tr>
<td>&quot;H&quot;</td>
<td>&quot;L&quot;</td>
<td>(VREF / 10) × (1 / Rs) × 70.7% = I_OUT</td>
</tr>
<tr>
<td>&quot;L&quot;</td>
<td>&quot;H&quot;</td>
<td>(VREF / 10) × (1 / Rs) × 38.4% = I_OUT</td>
</tr>
<tr>
<td>&quot;H&quot;</td>
<td>&quot;H&quot;</td>
<td>0</td>
</tr>
</tbody>
</table>

Note) Rs : current detection resistance
Note) IN0 = IN1 = "H" / IN2 = IN3 = High, all outputs transistors turn off.
Note) "L" : 0V to 0.8V, "H" : 2.1V to 5.5V

## PWM OFF Period Selection

<table>
<thead>
<tr>
<th>PWMSW</th>
<th>PWM OFF period selection</th>
</tr>
</thead>
<tbody>
<tr>
<td>&quot;L&quot;</td>
<td>28.0 μsec</td>
</tr>
<tr>
<td>&quot;M&quot; or OPEN</td>
<td>8.1 μsec</td>
</tr>
<tr>
<td>&quot;H&quot;</td>
<td>15.2 μsec</td>
</tr>
</tbody>
</table>

Note) PWMSW can be set to "M" by setting PWMSW to Open.
However, it might occur the error of operation due to the noise.
In case, connect the capacitor of 0.01μF or more between PWMSW and GND.

## Decay Control

<table>
<thead>
<tr>
<th>DECAY1</th>
<th>DECAY2</th>
<th>Decay control</th>
</tr>
</thead>
<tbody>
<tr>
<td>&quot;L&quot;</td>
<td>&quot;L&quot;</td>
<td>Slow Decay</td>
</tr>
<tr>
<td>&quot;L&quot;</td>
<td>&quot;H&quot;</td>
<td>25%</td>
</tr>
<tr>
<td>&quot;H&quot;</td>
<td>&quot;L&quot;</td>
<td>50%</td>
</tr>
<tr>
<td>&quot;H&quot;</td>
<td>&quot;H&quot;</td>
<td>100%</td>
</tr>
</tbody>
</table>

Note) The above rate is applied to Fast Decay every PWM OFF period.
Note) "L" : 0V to 0.8V, "H" : 2.1V to 5.5V
Note) DECAY1 and DECAY2 can be set to "L" by setting DECAY1 and DECAY2 to Open.
However, it might change to High setting due to the noise. In case, DECAY1 pin and DECAY2 pin is shorted to GND.
4-2. Timing Chart No.1

2 phase excitation

A-ch. Motor current

B-ch. Motor current

FWD

REV

Half step

A-ch. Motor current

B-ch. Motor current

FWD

REV

FWD

REV
4-3. Timing Chart No.2

1-2 phase excitation

W1-2 phase excitation

A-ch. Motor current

B-ch. Motor current

Current source

Current sink
4-4. Timing Chart No.3 (VREF Control)

This LSI can output each excitation pattern by inputting VREFA, VREFB, PHA1, PHB1 and IN0 to IN3. Specifically, it is shown as follows. The motor current changes depending on a change of VREF. The sinusoidal motor current can be output by changing VREF sinusoidally.
4-5. Input/Output Block Circuits

Input/Output block Circuits are as follows.

- **DECAY1**
  - Pin 17 ENABLEA
  - Pin 18 ENABLEB
  - Pin 26 PHA
  - Pin 27 PHB
  - Pin 28 IN0
  - Pin 29 IN1
  - Pin 30 IN2
  - Pin 31 IN3

- **DECAY2**
  - Pin 19 STBY

- **STBY**
  - Pin 111k

- **TEST**
  - Pin 7.5k

- **PWMSW**
  - Pin 4k

- **VREG (Pin23)**

- **VM1(Pin1), VM2(Pin16)**

- **Ground**

- **Diode**

- **Zener diode**
4-5. Input/Output Block Circuits

Input/Output block Circuits are as follows.
5. Off Timer Function

The charge pump circuit is stopped when standby mode activates or UVLO is detected. This LSI has the Off timer function that all motor outputs are turned off during constant period (typ. : about 400 μs) after standby state or each protection release. The purpose of "Off-timer" is that it starts motor after charge pump voltage increases enough.

And this LSI has the period to detect the ground-fault of motor outputs after the Off timer function operates. This period is about 6μs. All upper output MOS transistors are turned on while this period, and it checks whether that motor outputs shorts or does not short to the ground (refer to the following). All motor outputs are turned off and motor is stopped if it detects the ground-fault.
6. Internal Voltage Source

6-1. VREG Output Capacitance

Set capacitance 0.1μF (recommended value) between VREG and GND to stabilize VREG output voltage.

6-2. Charge Pump Voltage

In case of Standby or UVLO, the charge pump circuit is stopped, as described in “5.OFF Timer Function”. This LSI has all motor outputs OFF period of about 400μs (typ) to ensure the start-up time of charge pump.

The rising time of charge pump is about 80μs under the following condition.

Condition: BC1-BC2 capacitance : 0.01μF, VPUMP-GND capacitance : 0.01μF, VREG-GND capacitance : 0.1μF

The rising time of charge pump voltage depend on external capacitance value. When the capacitance of between VPUMP and GND is large, the rising time of charge pump might be longer than all motor outputs off period. At this time, the LSI overheating and abnormal operation may be caused by the motor start-up before the charge pump voltage rises. Therefore, release Standby and UVLO at ENABLE = "L". Restart at ENABLE = "H" after the charge pump voltage increases enough.

● standby release

<table>
<thead>
<tr>
<th>STBY</th>
<th>ENABLE*</th>
</tr>
</thead>
<tbody>
<tr>
<td>&quot;L&quot;</td>
<td>&quot;L&quot;</td>
</tr>
<tr>
<td></td>
<td>&quot;H&quot;</td>
</tr>
<tr>
<td></td>
<td>&quot;H&quot;</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>VPUMP</th>
<th>Motor output</th>
</tr>
</thead>
<tbody>
<tr>
<td>OFF</td>
<td>all motor outputs off</td>
</tr>
<tr>
<td></td>
<td>all motor outputs off</td>
</tr>
<tr>
<td></td>
<td>About 80 μs (Typ.)</td>
</tr>
<tr>
<td></td>
<td>About 400 μs (Typ.)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Charge pump</th>
<th>Charge pump</th>
</tr>
</thead>
<tbody>
<tr>
<td>OFF</td>
<td>ON</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>VREG</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output Capacitance</td>
</tr>
<tr>
<td>0.1μF (recommended value)</td>
</tr>
</tbody>
</table>

* : A or B
7. Torque Control

7-1. Current Calculation Formula

In this LSI, $I_{\text{PEAK}}$ is a current value flowing through the motor (at 100%), it can be determined by detection resistance ($R_{cs}$) and reference voltage ($V_{REF}$).

$$I_{\text{PEAK}} = \frac{1}{10} \times V_{REF} \times \frac{1}{R_{cs}}$$

For example, if you want to set $I_{\text{PEAK}} = 1.0\text{A}$ in $V_{REF} = 2.0\text{V}$, from the above expression, it is obtained as the following calculation formula.

$$R_{cs} = \frac{1}{10} \times 2.0(\text{V}) \times \frac{1}{1.0(\text{A})} = 0.20(\Omega)$$
7-2. Min-Duty

- This LSI adopts current mode PWM. The setting current depends on ON-Duty of chopping on time, but it has pulse blanking time (forced ON time: 0.75 μs (Typ.)) to prevent current false detection from noise.
- The minimum value of the current control is limited by ON-Duty (Min-Duty) decided from pulse blanking time and the PWM period. Therefore even if VREF is set to 0V, the current does not become "0".

\[ f_{PWM} \]: PWM frequency
\[ T_{ON} \]: Chopping ON time
\[ T_B \]: Pulse blanking time (Typ. = 0.75 us)

- In the figure above, the electric current is controlled normally in setting electric current A, B because ON-Duty is more larger than Min-Duty. But the electric current is limited because ON-Duty reaches Min-Duty in setting electric current C.

\[ \frac{1}{f_{PWM}} \]
8. PWM Drive (Current Waveform Improvement by Mix Decay Function)

The following figures are motor waveforms comparing Slow Decay and Mix Decay in W1-2 phase excitation drive. As shown in the figure below, when motor current is reduction side in Slow Decay mode, waveform distortions may occur by motor current flowing in excess. When motor current flows in excess in Slow Decay, it is not possible to decrease the current sufficiently, because the current decrement in the OFF interval is gradual. This is why a motor current waveform continues flowing in excess. This phenomenon tends to occur during high-speed rotation.

On the other hand, there is no distortion in Mix Decay mode, the current waveform becomes the sine wave. When the motor current is flowing in excess, it is possible to decrease the current sharply by Mix Decay( Fast Decay) control, and it can improve the waveform immediately.

Note) Heating surface in Mix Decay get worse than in Slow Decay. At first, confirm the current waveform in DECAY1/2=L Slow Decay. Then if there is a distortion in the current waveform, reconfirm Mix Decay 25% or 50%, and reset.

**Slow Decay**: DECAY1/2=L

**Mix Decay 25%**: DECAY1=L, DECAY=H
9. Protection Circuit

9-1. Under-voltage Lockout (UVLO)

This LSI has under-voltage lockout (UVLO) circuit. In case of UVLO detection, all motor outputs are turned off.

UVLO Operation

VM : 24V → 0V  threshold value (V2)= 6V (Typ.)
VM : 0V → 24V  threshold value (V1)= 7V (Typ.)

VM voltage range that all outputs are turned off is as follows.
- VM Power supply rise edge : 0V to 7V(typ.)
- VM Power supply fall edge : ≤ 6V (typ.)

9-2. Thermal Protection

Thermal protection (Thermal Shut Down : TSD) circuit is incorporated in this LSI. All motor outputs are turned off in thermal protection operation.

In thermal protection operation, when the chip temperature reaches 150 °C (typ.). The TSD circuit turns off the all motor outputs and latches.

The latch state for all motor outputs OFF is released by standby and UVLO (power supply : restart).
9 .Protection Circuit

9-3. Over-current Protection (OCP)

This LSI is equipped with over-current protection circuit for destruction measures against ground fault of motor output. When flowing the setting electric current of 5A or more through power MOS during approximately 5μs (typ) by ground fault, all motor outputs becomes turned off by latch circuit. This latch state can be released by standby or Under Voltage Lockout (restarts power supply). The OCP circuit doesn’t guarantee the protection of set. Don’t design the protection circuit of the set using this OCP function. Note that there is a possibility that this LSI breaks before the protection function operates when it instantaneously exceeds the safe operation area and the maximum rating of the device. When the line of ground fault is long and the inductor element is large, there is a possibility that this LSI broken. Because the motor output voltage falls on a negative voltage or rises excessively after over-current flows.

9-4. Protection for Interface Pins

This LSI offers the malfunction measures of signal input to the interface pins(*1) of the power supply not turned on. Therefore, the LSI doesn't cause to break and malfunction by the input voltage to the interface pins when its power voltage isn’t supplied.

*1 : (ENABLEA,ENABLEB,IN0 to IN3,PHA,PHB,STBY,VREFA,VREFB)

9-5. Abnormal Detection Output Pin (NFAULT)

This LSI outputs the operation state of TSD (Thermal Shut Down) and OCP (Over Current Protection) through the abnormal detection output pin (NFAULT). Each protection operation is shown in the table below. In addition, this terminal is open-drain output. In case of use, the pull-up resistance to a power supply is necessary.

Truth table (NFAULT output)

<table>
<thead>
<tr>
<th>TSD(*1)</th>
<th>OCP(*2)</th>
<th>NFAULT</th>
<th>Output transistor</th>
</tr>
</thead>
<tbody>
<tr>
<td>Detection</td>
<td>-</td>
<td>&quot;L&quot;</td>
<td>OFF</td>
</tr>
<tr>
<td>-</td>
<td>Detection</td>
<td>&quot;L&quot;</td>
<td>OFF</td>
</tr>
<tr>
<td>Release</td>
<td>Release</td>
<td>Hi-Z</td>
<td>ON</td>
</tr>
</tbody>
</table>

Note) *1: TSD is latch type. ⇒ Protection operates when the chip temperature reaches 150 °C (latch for All power OFF). The latch is released by STBY or UVLO .

*2: OCP is latch type. ⇒ Latch for All power OFF by over current detection. The latch is released by STBY or UVLO .

All motor outputs OFF when UVLO operates.
10. Thermal Evaluation Method

This LSI has the terminal (PIN32: TJMON) for measurement chip temperature and the diode voltage is output at TJMON. It is possible to estimate chip temperature of the LSI in below reference figure.

Evaluation Method
Open TJMON, when measuring chip temperature.

In estimating chip temperature, calculate it by the difference of TJMON voltage before motor operating (time: t1) and TJMON voltage after motor operating (time: t2).

\[
\Delta \text{Temp} = \frac{V_{\text{diode}}(t_1) - V_{\text{diode}}(t_2)}{4.91 \times 10^{-3}}
\]

Notes)
• The estimate value of chip temperature by \( \Delta V_{\text{diode}} \) measurement method is technical reference data, is not guaranteed. Conduct a sufficient reliability test of the LSI and evaluate the product with the LSI incorporated.
• The recommended derating value is 70% to 80% of maximum rating (Tjmax = 150 °C).
11. Precaution for Power-up and Power Supply Change

When supplying to VM (Pin1, 16), set the rise speed of VM voltage to less than 0.1 V/µs. If the rise speed of supply voltage is too rapid, that might cause error of operation and destruction of the LSI. If the rise speed of VM voltage is more rapid than 0.1 V/µs, conduct a sufficient reliability test and also check a sufficient evaluation for a product.

In addition, rise the VM supply voltage in an ENABLE=L state when changing VM supply voltage from low voltage to high voltage in the operating supply voltage range. Because there is not OFF interval by the OFF-timer function shown in Page12 for the changing supply voltage in the operating supply voltage range, the VPUMP voltage is in the low voltage state due to not following the rise in the VM supply voltage enough and the LSI might not operate normally.

Therefore restart it by ENABLE = "H" after the VPUMP voltage rises enough. In addition, when falling the VM voltage, it is recommended that it is fallen in a motor stop state (ENABLE= "L" or STBY= "L") for the stable fall of supply voltage.

---

**Diagram:**

- **VM supply voltage**
  - VM
  - less than 0.1 V/µs

- **Time**
12. Precaution on Board Pattern Design

12-1. Recommended Pattern No.1

The GND of the voltage source for VREFA/B should be near the GND of pin25 as much as possible. Adding the capacitor is recommended in order to reduce noise.

The GND of capacitor between pin23 and pin25 should be near the GND of pin25 as much as possible.

The GND of the voltage source for VREFA/B should be near the GND of pin25 as much as possible. Adding the capacitor is recommended in order to reduce noise.

The GND of capacitor between pin23 and pin25 should be near the GND of pin25 as much as possible.
12. Precaution on Board Pattern Design

12-2. Recommended Pattern No.2

- **Stabilization in LSI operation**
  1. Design GND and VM pattern of the bold line shortly and widely for lower impedance as much as possible and lay them out individually. (for GND stabilization of the LSI)
  2. Design GND line of the capacitor between VREG(PIN23) and GND(PIN25) for GND of PIN25 as short as possible and lay it out individually. (for stabilization of the regulator voltage)
  3. Design GND line of the voltage source generating VREF voltage for GND of PIN25 as short as possible and lay it out individually. (for stabilization of VREFA/B voltage)

- **Reduction in heating**

This package radiates heat mainly from the lead and the back side of PKG. Therefore, design the circuit pattern in consideration of the following points:

1. Secure the wide pattern space of VCC and GND for heat radiation as much as possible.
   - In the vicinity of the lead connection points, connect them to the back side of PCB and the middle layers through "Via".
   - Secure the wide pattern space for plane wiring as much as possible.
2. Connect N.C. pin and unused pin (for example: TJMON pin) to GND pin.
   - It promotes the heat radiation from the lead.
3. Lay the ground plane for the wide pattern right under PKG as much as possible.
   - The back side of LSI don’t touch PCB directly, but the heat diffuses to PCB from the back side of PKG, because it comes close in about 0.1mm.
4. Put the high heating components from LSI apart as much as possible.
   - Because if they are near LSI, temperature of LSI rises under the influence of it.
13. Power Consumption during PWM Operating

Power consumption during PWM operation is the sum of (1) to (5) in figure below.
About power consumption of each item, refer to the expression of the lower right.

Notes
(1) The following expression is for the simplified calculation and not guaranteed.
(2) Conditions of calculation expression, assumes the electric current of rectangular wave in 2-phase excitation.
(3) Some items for the simplified calculation like PWM Duty are fixed values that are different from the actual.

- **Switching loss**: (1)+(4)
  \[ P_{\text{Switch}} = \frac{1}{2} VM \times I_{\text{Motor}} \times (t_{\text{Switch1}} + t_{\text{Switch2}}) \times f_{\text{PWM}} \]

- **Regeneration**: (2)
  \[ P_{\text{Rege}} = 2 \times (V_{DI} \times I_{\text{Motor}} + I_{\text{Motor}}^2 \times R_{\text{Up}}) \times t_{\text{Dead}} \times f_{\text{PWM}} \]

- **Synchronous rectification**: (3)
  \[ P_{\text{Sync}} = 2 \times I_{\text{Motor}}^2 \times R_{\text{Up}} \times t_{\text{Sync}} \times f_{\text{PWM}} \]

- **Charge**: (5)
  \[ P_{\text{Gene}} = I_{\text{Motor}}^2 \times (R_{\text{Up}} + R_{\text{Lo}}) \times t_{\text{Gene}} \times f_{\text{PWM}} \]

- **Power consumption**
  \[ P_{\text{PWM}} = (P_{\text{Switch}} + P_{\text{Rege}} + P_{\text{Sync}} + P_{\text{Gene}}) \]

VM : Motor voltage
IMotor : Motor current
(RIMotor is considered constant approximately during PWM operating.)
Rup : On resistance of upper power transistor
Rlo : On resistance of lower power transistor
VDI : Diode forward direction voltage
tDead : Synchronous rectification dead time
fPWM : PWM frequency
Request for your special attention and precautions in using the technical information and semiconductors described in this book

(1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.

(2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation, Nuvoton Technology Corporation Japan or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.

(3) The products described in this book are intended to be used for general applications (such as office equipment, communications equipment, measuring instruments and household appliances), or for specific applications as expressly stated in this book. Please consult with our sales staff in advance for information on the following applications, moreover please exchange documents separately on terms of use etc.: Special applications (such as for in-vehicle equipment, airplanes, aerospace, automotive equipment, traffic signaling equipment, combustion equipment, medical equipment and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.

Unless exchanging documents on terms of use etc. in advance, it is to be understood that our company shall not be held responsible for any damage incurred as a result of or in connection with your using the products described in this book for any special application.

(4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.

(5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.

Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.

(6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. We do not guarantee quality for disassembled products or the product re-mounted after removing from the mounting board.

When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.

(7) When reselling products described in this book to other companies without our permission and receiving any claim of request from the resale destination, please understand that customers will bear the burden.

(8) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company.